

**MOTOROLA INC.**










MOS Integrated Circuits Division

# MC68000

16 Bit  
Microprocessor  
Programming Card

3501 Ed Bluestein Blvd. Austin, Texas 78721 Telephone: (512)928-6000

Issue A

**Programming Model****Status Register****Instruction Format****Single-Effective-Address-Instruction Operation Word — General Format****Effective Addressing Mode Categories**

Type	Mode	Register	Generation	Assembler Syntax
Data Register Direct	000	reg. no.	EA - Dn	Dn
Address Register Direct	001	reg. no.	EA - An	An
Register Indirect	010	reg. no.	EA - (An)	(An)
Postincrement Register Indirect	011	reg. no.	EA - (An), An - An + N	(An) +
Predecrement Register Indirect	100	reg. no.	An - An - N, EA - (An)	- (An)
Register Indirect With Offset	101	reg. no.	EA - (An) + d16	d(An)
Indexed Register Indirect With Offset	110	reg. no.	EA - (An) + (Xn) + d8	d(An, Xn)
Absolute Short	111	000	EA - (Next Word)	xxx
Absolute Long	111	001	EA - (Next Two Words)	xxxxxx
Relative With Offset	111	010	EA - (PC) + 16	PC relative
Relative With Index and Offset	111	011	EA - (PC) + (Xn) + d8	PC relative + Xn
Immediate	111	100	Data - Next Word(s)	#xxx
Quick Immediate	-	-	Inherent Data	-
Implied Register	-	-	EA - SR, USP, SP, PC	-

**Notes:**

EA - Effective Address

An - Address Register

Dn - Data Register

Xn - Address or Data Register used as Index Register

SR - Status Register

PC - Program Counter

d8 - Eight bit Offset (displacement)

d16 - Sixteen bit Offset (displacement)

N - 1 for Byte, 2 for Words and 4 for Long Words

( ) - Contents of

- - Replaces

**Addressing Mode**

Mnemonic Operation	Size	Addr. Mode	Addressing Mode																Opcode Bit Pattern	Boolean	Condition Codes						
			Dn		An		(An)		(An) +		(An)		d(An)		d(An, X)		Abs.W		Abs.L		d(PC)		d(PC, X)		s = Immed		
#	-	#	-	#	-	#	-	#	-	#	-	#	-	#	-	#	-	#	-	#	-	d = SR/CC	1111 11	5432 1098 7854 3210	X N Z V C		
ABCD	B	s-Dn	d-	2	6																		1100 RRR1	0000 Orrr	d10+s10+X-d	* U * U *	
Add Digits		s-(An)	d-																				1100 RRR1	0000 1rrr			
ADD	B/W	s-Dn	d-			ADDA		2	13	2	13	2	15	4	17	4	19	4	17	6	21		1101 DDD0	SSEE EEEE	d+Dn-d	*** * *	
Add Binary	L	d-Dn	s-	2	4	2* 4		2	8	2	8	2	10	4	12	4	14	4	12	6	16	4	12	4	14	4	8
ADDA	W	d-An	s-	2	8	2	8	2	14	2	14	2	16	4	18	4	20	4	18	6	22	4	18	4	20	6	14
Add Address	L	d-An	s-	2	8	2	8	2	14	2	14	2	16	4	18	4	20	4	18	6	22	4	18	4	20	6	14
ADDI	B/W	s-Imm	d-	4	8	ADDA		4	17	4	17	4	19	6	21	6	23	6	21	8	25		1101 AAA0	llee eeee	An+s-An	--- ---	
Add Immed	L	s-Imm	d-	6	16	ADDA		6	30	6	30	6	32	8	34	8	36	8	34	10	38		1101 AAA1	llee eeee			
ADDO	B/W	s-Imm3	d-	2	4	2* 4		2	13	2	13	2	15	4	17	4	19	4	17	6	21		0000 0110	SSEE EEEE	d+#+d	*** * *	
Add Quick	L	s-Imm3	d-	2	8	2	8	2	22	2	22	2	24	4	26	4	28	4	26	6	30		0101 0000	SSEE EEEE	d+#+d	*** * *	
ADDX	B/W	s-Dn	d-	2	4																	1101 RRR1	SS00 Orrr	d+s+X-d	*** * *		
Add Multi-precision	L	s-Dn	d-	2	8																	1101 RRR1	SS00 1rrr				
AND	B/W	s-Dn	d-					2	13	2	13	2	15	4	17	4	19	4	17	6	21		1101 RRR1	1000 Orrr			
Logical And	L	d-Dn	s-	2	4			2	8	2	8	2	10	4	12	4	14	4	12	6	16	4	12	4	14	4	8
ANDI	B/W	s-Imm	d-	4	8			2	22	2	22	2	24	4	26	4	28	4	25	6	30		1100 DDD1	SSEE EEEE	d<and>Dn-d	- * * 0 0	
And Immed.	L	s-Imm	d-	6	16			2	14	2	14	2	16	4	18	4	20	4	18	6	22	4	18	4	20	6	14
ASL, ASR	B/W	count-Dn	d-	2	6+2n																	0000 0010	SSEE EEEE	d<and>s-Dn			
Arithmetic Shift	L	count-Dn	d-	2	8+2n																						
Memory	W	count-1	d-					2*	13	2*	13	2*	15	4*	17	4*	19	4*	17	6*	21						
BCHG	B	bit#-Dn	d-					2	13	2	13	2	15	4	17	4	19	4	17	6	21		0000 rrrf	SS10 ODDD			
Test and Change	T	bit#-Imm	d-					4	17	4	17	4	19	6	21	6	23	6	21	8	25		0000 rrrf	SS00 ODDD			
BCLR	B	bit#-Dn	d-					2	13	2	13	2	15	4	17	4	19	4	17	6	21		0000 rr11	1010 ODDD			
Test and Clear	L	bit#-Dn	d-	2	<10			4	17	4	17	4	19	6	21	6	23	6	21	8	25		0000 rr11	1000 ODDD			
BSET	B	bit#-Dn	d-					2	13	2	13	2	15	4	17	4	19	4	17	6	21		0000 rr11	11EE EEEE	'(bit)# of d-Z,	- - * -	
Test and Set	L	bit#-Imm	d-	2	<8			4	17	4	17	4	19	6	21	6	23	6	21	8	25		0000 rr11	11EE EEEE	'(bit)# of d-		
BTST	B	bit#-Dn	d-					2	8	2	8	2	10	4	12	4	14	4	12	6	16		0000 rr11	01EE EEEE	'(bit)# of d-Z,	- - * -	
Bit Test	L	bit#-Imm	d-	2	<6			4	12	4	12	4	14	6	16	6	18	6	16	8	20		0000 rr11	00EE EEEE	'(bit)# of d		
CHK	W	d-Dn	s-	2	<43	— trap —		<47		<47		<49		<51		<53		<51		<55		<51		<53		<47	
Check Register Against Bounds		(bound)		8		— no —		2	12	2	12	2	14	4	16	4	18	4	16	20		0100 0010	SSEE EEEE	If Dn<0, or Dn>(bound), then trap	- * U U U		
CLR	B/W	d-	2	4				2	13	2	13	2	15	4	17	4	19	4	17	6	21		0100 0010	SSEE EEEE	0-d	- 0 1 0 0	
CMP	B/W	d-Dn	s-	2	4	2* 4		2	8	2	8	2	10	4	12	4	14	4	12	6	16	4	12	4	14	4	8
Compare Binary	L	d-Dn	s-	2	6	2	6	2	14	2	14	2	16	4	18	4	20	4	18	6	22	4	18	4	20	6	14
CMPA	W	d-An	s-	2	6	2	6	2	10	2	10	2	12	4	14	4	16	4	12	6	18	4	14	4	16	4	10
Compare Address	L	d-An	s-	2	6	2	6	2	14	2	14	2	16	4	18	4	20	4	18	6	22	4	18	4	20	6	14
CMPI	B/W	s-Imm	d-	4	8	CMPA		4	12	4	12	4	14	6	16	6	18	6	16	8	20		0000 1100	SSEE EEEE	d-#	*** * *	
Compare Imm.	L	s-Imm	d-	6	14	CMRA		6	20	6	20	6	22	8	24	8	26	8	24	10	28		0000 1100	SSEE EEEE			
CMPM	B/W	s-(An)+	d-					2	12													1011 RRR1	SS00 1rrr	d-s	*** * *		
Compare Memory	L	s-(An)+	d-					2</td																			

NEG

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	0	0	Size	Effective Address						

MOVE to CCR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	0	0	1	1	1	0	0	1	1	1

NOT

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	1	0	Size	Effective Address						

MOVE to SR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	1	0	1	1	1	0	0	1	1	1

NBCD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	0	0	1	0	0	1	1	1

PEA

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	0	1	0	0	1	1	1	1

SWAP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	0	0	1	0	0	0	1	1

MOVEM Registers to EA

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	1	Sz	Effective Address					

Sz: Long-1, Word-0

EXTW

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	1	0	0	0	0	1	1	1

EXTL

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	1	1	0	0	0	1	1	1

TST

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	1	0	Size	Effective Address						

TAS

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	1	0	1	1	0	1	1	1	1	1

MOVEM EA to Registers

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	0	0	1	Sz	Effective Address					

Sz: Long-1, Word-0

TRAP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	0	0	0	1	1	1

LINK

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	0	1	0	1	1	1

UNLK

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	0	1	0	1	1	1

MOVE to USP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

<tbl\_r cells="16" ix="1" maxcspan="1" maxrspan="1"

SUBX																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	0	0	1	Destination Register	1	Size	0	0	R/M	Source Register						
R/M (register/memory): register-register = 0, memory-memory = 1																
CMP																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	0	1	1	Register	Op-Mode	Effective Address										
Op-Mode																
B	W	L														
000	001	010	Dn	EA												
011	111	An	EA													
CMPPM																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	0	1	1	Register	1	Size	0	0	1	Register						
EOR																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	0	1	1	Register	1	Size	Effective Address									
AND																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	0	Register	Op-Mode	Effective Address										
Op-Mode																
B	W	L														
000	001	010	Dn	EA → Dn												
100	101	110	EA	Dn → EA												
MULU																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	0	Register	0	1	1									
MULS																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	0	Register	1	1	1									
ABCD																
*	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	Destination Register	1	0	0	0	0	R/M	Source Register					
R/M (register/memory): register-register = 0, memory-memory = 1																
EXGO																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	0	Data Register	1	0	1	0	0	0	Data Register					
EXGA																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	0	Address Register	1	0	1	0	0	1	Address Register					
EXGM																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	0	Data Register	1	1	0	0	0	1	Address Register					
ADD																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	1	Register	Op-Mode	Effective Address										
Op-Mode																
B	W	L														
000	001	010	Dn	EA → Dn												
100	101	110	Ea	Dn → EA												
011	111	An	EA → An													
ADDX																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	1	Destination Register	1	Size	0	0	R/M	Source Register						
R/M (register/memory): register-register = 0, memory-memory = 1																

## Condition Code Computations

Operations	X	N	Z	V	C	Special Definition
ABCD	*	U	?	U	?	C - Decimal Carry Z - Z • Rm → ... • R0
ADD, ADDI, ADDQ	*	*	*	?	?	V - Sm • Dm • Rm + Sm • Dm • Rm C - Sm • Dm + Rm • Dm + Sm • Rm
ADDX	*	*	?	?	?	V - Sm • Dm • Rm + Sm • Dm • Rm C - Sm • Dm + Rm • Dm + Sm • Rm Z - Z • Rm → ... • R0
AND, ANDI, EOR, EORI, MOVEQ, MOVE, OR, ORI, CLR, EXT, NOT, TAS, TST	-	*	*	0	0	
CHK	-	*	U	U	U	
SUB, SUBI	*	*	*	?	?	V - Sm • Dm • Rm + Sm • Dm • Rm C - Sm • Dm + Rm • Dm + Sm • Rm
SUBQ	*	*	?	?	?	V - Sm • Dm • Rm + Sm • Dm • Rm C - Sm • Dm + Rm • Dm + Sm • Rm
SUBX	*	*	?	?	?	V - Sm • Dm • Rm + Sm • Dm • Rm C - Sm • Dm + Rm • Dm + Sm • Rm Z - Z • Rm → ... • R0
CMP, CMPI, CMPPM	-	*	*	?	?	V - Sm • Dm • Rm + Sm • Dm • Rm C - Sm • Dm + Rm • Dm + Sm • Rm
DIVS, DIVU	-	*	*	?	0	V - Division Overflow
MULS, MULU	-	*	*	0	0	
SBCD, NBCD	*	U	?	U	?	C - Decimal Borrow Z - Z • Rm → ... • R0
NEG	*	*	*	?	?	V - Dm • Rm, C - Dm + Rm
NEGX	*	*	?	?	?	V - Dm • Rm, C - Dm + Rm Z - Z • Rm → ... • R0
BTST, BCHG, BSET, BCLR	-	-	?	-	-	Z - Dn
ASL	*	*	*	?	?	V - Dm • (Dm - 1 + ... + Dm - r) + Dm • (Dm - 1 + ... + Dm - r) C - Dm - r + 1
ASL (r = 0)	-	*	*	0	0	
LSL, ROXL	*</td					

### Addressing Mode

Mnemonic Operation	Size	Addr Mode	Addressing Mode																s Immed	d SRC/CC	Opcode Bit Pattern	Boolean	Condition Codes
			Dn	An	(An)	(An) +	-(An)	d(An)	d(An, Xi)	A s.W	Abs.L	d(PC)	d(PC, Xi)	#	#	#	#	#					
ROXR, ROXL	E/W	count-Dn d-	2	6+2n															1110 rrrf	SS11 ODDD		• • • 0 •	
Rotate through X	L	count-Dn d-	2	6+2n															1110 QQQf	SS01 ODDD	Right n → X		
Memory	W	count-1 d-	2	8+2n															1110 rrrf	1011 ODDD			
SBCD	B	s-Dn d-	2	6															1110 QQQf	1001 ODDD			
Subtract digits		s-(An) d-																	1110 010f	11EE EEEE			
Set Set Conditionally	B	cc d-	2	6/4'															1000 RRR1	0000 Orrr		d10-s10-X-d	
SUB	B/W	s-Dn d-			SUBA	2	13	2	13	2	15	4	17	4	19	4	17	6	21				
Subtract Binary	L	s-Dn d-	2	4	2* 1 4	2	8	2	8	2	10	4	12	4	14	4	12	6	16	4	12		
SUBA	W	d-An s-	2	8	2 8	2	12	2	12	2	14	4	16	4	18	4	20	4	22	4	18		
Subtract Address	L	d-An s-	2	8	2 8	2	14	2	14	2	16	4	18	4	20	4	18	6	22	4	18		
SUBI	B/W	s-Imm d-	4	8	SUBA	4	17	4	17	4	19	6	21	6	23	6	21	8	25		0000 0100 SSEE EEEE	d-#-d	
Subtract Immediate	L	s-Imm d-	6	16	SUBA	6	26	6	26	6	32	8	34	8	36	8	34	10	38				
SUBQ	B/W	s-Imm3 d-	2	4	2* 4	2	13	2	13	2	15	4	17	4	19	4	17	6	21		0101 QQ21 SSEE EEEE	d-#-d	
Subtract Quick	L	s-Imm3 d-	2	8	2 8	2	18	2	18	2	24	4	26	4	28	4	26	6	30				
SUBX	B/W	s-Dn d-	2	4																1001 RRR1	SS00 Orrr	d-s-X-d	
Subtract Multiprecision	L	s-Dn d-	2	8																1001 RRR1	SS00 lrrr		
SWAP	W	d- d-	2	4																1001 RRR1	1000 Orrr		
Swap Register Halves																			1001 RRR1	1000 lrrr			
TAS	B	d- d-	2	4		2	15	2	15	2	17	4	19	4	21	4	19	6	23		0100 1010 11EE EEEE	test d-cc 1-bit 7 of d	
TST	B/W	d- d-	2	4		2	8	2	8	2	10	4	12	4	14	4	12	6	16		0100 1010 SSEE EEEE	test d-cc	
UNLK					2	12														0100 1110 0101 1AAA	An-SP, (SP)+-An		

### Program Control Instructions

Bcc Branch Conditionally	B W	disp- disp-																	bra taken	2 10	0110 CCCC	PPPP PPPP	if cc true, PC+disp→PC	-----
BRA Branch Always	B W	disp- disp-																	bra not taken	2 8'				
BSR Branch to Subroutine	B W	disp- disp-																	bra taken	4 10				
DBec Decrement Counter, & Branch Until Condition True or Count -1	W	disp- Imm			counter - 4	10	cc	Counter	Branch										bra not taken	4 14'				
JMP Jump to		d-				2	8													2 10	0110 0000	PPPP PPPP	PC+disp→PC	-----
JSR Jump to Subroutine		d-				2	18													4 10				
NOP No Operation		2 4																			0101 0001		none	-----
RESET		2 132																			0100 1110 0111 0000		assert RESET pin	-----
RTE Return from Exception		2 20																			0100 1110 0111 0011		(SP)+-SR, (SP)+-PC	-----
RTR Return from Subroutine/ Restore CC		2 20																			0100 1110 0111 0111		(SP)+-CC, (SP)+-PC	-----
RTS Return from Subroutine		2 16																			0100 1110 0111 0101		(SP)+-PC	-----
STOP Load SR/Stop																			4 4	0100 1110 0111 0010		#-SR, Wait for Interrupt	-----	
TRAP Trap		2 37																			0100 1110 0100 VVVV		PC- (SSP), SR- (SSP), (Vector)→PC	-----
TRAPV Trap if Overflow Set		2 37	Trap taken	4	Trap not taken																0100 1110 0111 0110		If V-1, then PC- (SSP), SR- (SSP), (TRAPV vector)→PC, else, NOP	-----

\*Word only

< Maximum value

### Opcde Bit Pattern Key

A: Address Register #	e: Source Effective Address	M: Destination EA Mode	r: Source Register	V: Vector #
C: Test Condition	E: Destination Effective Address	P: Displacement	R: Destination Register	
D: Data Register #	f: Direction; 0-Right, 1-Left	Q: Quick Immediate Data	S: Size; 00-B, 01-W, 10-L, 11-Another Operation	

Mnemonic Operation		Size	Addr. Mode	Addressing Mode																Opcode Bit Pattern				Boolean	Condition Codes X N Z V C						
				Dn		An		(An)		(An)+		-(An)		d(An)		d(An, Xi)		Abs.W		Abs.L		d(PC)		d(PC, Xi)		s=Immed d=SR/CC	1111 11	5432 1098	7654 3210		
Logical Shift	B/W	count-Dn	d-	2	6+2n																				1110 rrrf	SS10 1DDD		• • • 0 •			
			d-#1-8	2	6+2n																				1110 000f	SS00 1DDD					
			d-An	2	8+2n																				1110 rrrf	1010 1DDD					
			d-#1-8	2	8+2n																				1110 000f	1000 1DDD					
Memory	W	count-1	d-	2																					1110 001f	11EE EEEE					
			s-Dn	2	4	MOVEA	2	9	2	9	2	9	4	13	4	15	4	13	6	17					00SS RRRM	MMee eeee	s-d	- * * 0 0			
			s-An	2	4	MOVEA	2	9	2	9	2	9	4	13	4	15	4	13	6	17											
			s-(An)	2	8	MOVEA	2	13	2	13	2	13	4	17	4	19	4	17	6	21											
Move Data	B/W	s-(An)+	d-	2	8	MOVEA	2	13	2	13	2	13	4	17	4	19	4	17	6	21											
			s-(An)-	2	10	MOVEA	2	15	2	15	2	15	4	19	4	21	4	19	6	23											
			s-d(An)	4	12	MOVEA	4	17	4	17	4	17	6	21	6	23	6	21	8	25											
			s-d(An,X)	4	14	MOVEA	4	19	4	19	4	19	6	23	6	25	6	23	8	27											
			s-Abs.W	4	12	MOVEA	4	17	4	17	4	17	6	21	6	23	6	21	8	25											
			s-Abs.L	6	16	MOVEA	6	21	4	21	6	21	8	25	8	27	8	25	10	29											
			s-d(PC)	4	12	MOVEA	4	17	4	17	4	17	6	21	6	23	6	21	8	25											
			s-d(PC,X)	4	14	MOVEA	4	19	4	19	4	19	6	23	6	25	6	23	8	27											
			s-Imm	4	8	MOVEA	4	13	4	13	4	13	6	17	6	19	6	17	8	21											
			L s-Dn	2	4	MOVEA	2	14	2	14	2	14	4	18	4	20	4	18	6	22											
			s-An	2	4	MOVEA	2	14	2	14	2	14	4	18	4	20	4	18	6	22											
			s-(An)	2	12	MOVEA	2	22	2	22	2	22	4	26	4	28	4	26	6	30											
			s-(An)+	2	12	MOVEA	2	22	2	22	2	22	4	26	4	28	4	26	6	30											
			s-(An)-	2	14	MOVEA	2	24	2	24	2	24	4	28	4	30	4	28	6	32											
			s-d(An)	4	16	MOVEA	4	26	4	26	4	26	6	30	6	32	6	30	8	34											
			s-d(An,X)	4	18	MOVEA	4	28	4	28	4	28	6	32	6	34	6	32	8	36											
			s-Abs.W	4	16	MOVEA	4	26	4	26	4	26	6	30	6	32	6	30	8	34											
			s-Abs.L	6	20	MOVEA	6	30	4	30	6	30	8	34	8	36	8	34	10	38											
			s-d(PC)	4	16	MOVEA	4	26	4	26	4	26	6	30	6	32	6	30	8	34											
			s-d(PC,X)	4	18	MOVEA	4	28	4	28	4	28	6	32	6	34	6	32	8	36											
			s-Imm	6	12	MOVEA	6	22	6	22	6	22	8	26	8	28	8	26	10	30											
MOVE	W	d-CCR	s-	2	12																				s-CCR	• • • •					
			Move to Condition Codes																												
MOVE	W	d-SR	s-	2	12																				s-SR	• • • •					
			s-SR	2	6																				SR-d	-- -- --					
MOVE	L	s-USP	d-	2	4																				USP-An	-- -- --					
			d-USP	s-	2	4																			An-USP	-- -- --					
MOVEA	W	d-An	s-	2	4	2	4	2	8	2	8	2	10	4	12	4	14	4	12	6	16	4	12	4	14	4	8	0001 AAA0 0lee eeee		s-An	-- -- --
			L d-An	s-	2	4	2	4	2	12	2	12	2	14	4	16	4	18	4	16	6	20	4	16	4	18	6	12	0010 AAA0 0lee eeee		
MOVEM	W	s-Xn	d-	</td																											

## Exception Vector Assignment


Vector Number(s)	Address			Assignment
	Dec	Hex	Space	
0	0	000	SP	Reset: Initial SSP
—	4	004	SP	Reset: Initial PC
2	8	008	SD	Bus Error
3	12	00C	SD	Address Error
4	16	010	SD	Illegal Instruction
5	20	014	SD	Zero Divide
6	24	018	SD	CHK Instruction
7	28	01C	SD	TRAPV Instruction
8	32	020	SD	Privilege Violation
9	36	024	SD	Trace
10	40	028	SD	Line 1010 Emulator
11	44	02C	SD	Line 1111 Emulator
12*	48	030	SD	(Unassigned, reserved)
13*	52	034	SD	(Unassigned, reserved)
14*	56	038	SD	(Unassigned, reserved)
15	60	03C	SD	Uninitialized Interrupt Vector
16-23*	64	040	SD	(Unassigned, reserved)
	95	05F		—
24	96	060	SD	Spurious Interrupt
25	100	064	SD	Level 1 Interrupt Autovector
26	104	068	SD	Level 2 Interrupt Autovector
27	108	06C	SD	Level 3 Interrupt Autovector
28	112	070	SD	Level 4 Interrupt Autovector
29	116	074	SD	Level 5 Interrupt Autovector
30	120	078	SD	Level 6 Interrupt Autovector
31	124	07C	SD	Level 7 Interrupt Autovector
32-47	128	080	SD	TRAP Instruction Vectors
	191	0BF		—
48-63*	192	0C0	SD	(Unassigned, reserved)
	255	OFF		—
64-255	256	100	SD	User Interrupt Vectors
	1023	3FF		—

\*Vector numbers 12, 13, 14, 16 through 23 and 48 through 63 are reserved for future enhancements by Motorola. No user peripheral devices should be assigned these numbers.

## Exception Grouping and Priority

Group	Exception	Processing
0	Reset Bus Error Address Error	Exception processing begins at the next minor cycle
1	Trace Interrupt Illegal Privilege	Exception processing begins before the next instruction
2	TRAP, TRAPV, CHK Zero Divide	Exception processing is started by normal instruction execution

## Supervisor Stack Order for Exception




R/W (read/write): write=0, read=1  
I/N (instruction/not): instruction=0, not=1

## Exception Vector Format

Word 0	New Program Counter (High)	A0-0, A1-0
Word 1	New Program Counter (Low)	A0-0, A1-1

## Peripheral Vector Number Format



Where

v7 is the MSB of the Vector Number

v0 is the LSB of the Vector Number

## Address Translated from 8-Bit Vector Number

A23	A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0
All Zeroes	v7 v6 v5 v4 v3 v2 v1 v0 0 0

## Operation Code Map

Bits 15 thru 12	Operation
0000	Bit Manipulation/MOVEP/Immediate
0001	Move Byte
0010	Move Long
0011	Move Word
0100	Miscellaneous
0101	ADDQ/SUBQ/Scc/DBcc
0110	Bcc, BSR
0111	MOVEQ
1000	OR/DIV/SBCD
1001	SUB/SUBX
1010	(Unassigned)
1011	CMP/EOR
1100	AND/MUL/ABCD/EXG
1101	ADD/ADDX
1110	Shift/Rotate
1111	(Unassigned)

### Dynamic Bit

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	Register	1	Type	Effective Address								

### Static Bit

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	0	0	1	0	0	0	Type	Effective Address								

Bit Type Codes: TST=00, CHG=01, CLR=10, SET=11

### MOVEP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	Register	Op-Mode	0	0	1	Register					

Op Mode: Word to Reg=100, Long to Reg=101, Word to Mem=110, Long to Mem=111

### OR Immediate

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	0	0	0	0	0	0	Size	Effective Address								

### AND Immediate

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	0	0	0	0	1	0	Size	Effective Address								

### SUB Immediate

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	0	0	0	1	0	0	Size	Effective Address								

### ADD Immediate

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	0	0	0	1	1	0	Size	Effective Address								


### EOR Immediate

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1											


### Conditional Tests

Mnemonic	Condition	Encoding	Test
T	true	0000	1
F	false	0001	0
HI	high	0010	C•Z
LS	low or same	0011	C+Z
CC	carry clear	0100	C
CS	carry set	0101	C
NE	not equal	0110	Z
EQ	equal	0111	Z
VC	overflow clear	1000	V
VS	overflow set	1001	V
PL	plus	1010	N
MI	minus	1011	N
GE	greater or equal	1100	N•V+N•V
LT	less than	1101	N•V+N•V
GT	greater than	1110	N•V•Z+N•V•Z
LE	less or equal	1111	Z+N•V+N•V


### Word Organization In Memory




### Data Organization In Memory




15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0




1 word - 16 bits



1 long word - 32 bits





Addresses  
1 address - 32 bits



MSB - Most Significant bit  
LSB - Least Significant bit

Decimal Data  
2 binary coded decimal digits - 1 byte



MSD - Most Significant digit  
LSD - Least Significant digit

### Exception Vector Assignment

Vector Number(s)	Address			Assignment
	Dec	Hex	Space	
0	0	000	SP	Reset: Initial SSP
-	4	004	SP	Reset: Initial PC
2	8	008	SD	Bus Error
3	12	00C	SD	Address Error
4	16	010	SD	Illegal Instruction
5	20	014	SD	Zero Divide
6	24	018	SD	CHK Instruction
7	28	01C	SD	TRAPV Instruction
8	32	020	SD	Privilege Violation
9	36	024	SD	Trace
10	40	028	SD	Line 1010 Emulator
11	44	02C	SD	Line 1111 Emulator
12*	48	030	SD	(Unassigned, reserved)
13*	52	034	SD	(Unassigned, reserved)
14*	56	038	SD	(Unassigned, reserved)
15	60	03C	SD	Uninitialized Interrupt Vector
16-23*	64	040	SD	(Unassigned, reserved)
	95	05F		
24	96	060	SD	Spurious Interrupt
25	100	064	SD	Level 1 Interrupt Autovector
26	104	068	SD	Level 2 Interrupt Autovector
27	108	06C	SD	Level 3 Interrupt Autovector
28	112	070	SD	Level 4 Interrupt Autovector
29	116	074	SD	Level 5 Interrupt Autovector
30	120	078	SD	Level 6 Interrupt Autovector
31	124	07C	SD	Level 7 Interrupt Autovector
32-47	128	080	SD	TRAP Instruction Vectors
	191	0BF		
48-63*	192	0C0	SD	(Unassigned, reserved)
	255	OFF		
64-255	256	100	SD	User Interrupt Vectors
	1023	3FF		

\*Vector numbers 12, 13, 14, 16 through 23 and 48 through 63 are reserved for future enhancements by Motorola. No user peripheral devices should be assigned these numbers.

### Exception Processing Clock Periods

Exception	Periods
Address Error	57
Bus Error	57
Interrupt	47
Illegal Instruction	37
Privileged Instruction	37
Trace	37

\*The interrupt acknowledge bus cycle is assumed to take four external clock periods


### Reference Classification

Function Code Output			Reference Class
FC2	FC1	FC0	
0	0	0	(Unassigned, Reserved)
0	0	1	User Data
0	1	0	User Program
0	1	1	(Unassigned, Reserved)
1	0	0	(Unassigned, Reserved)
1	0	1	Supervisor Data
1	1	0	Supervisor Program
1	1	1	Interrupt Acknowledge

### Exception Grouping and Priority

Group	Exception	Processing
0	Reset Bus Error Address Error	Exception processing begins at the next minor cycle
1	Trace Interrupt Illegal Privilege	Exception processing begins before the next instruction
2	TRAP, TRAPV, CHK Zero Divide	Exception processing is started by normal instruction execution

### Supervisor Stack Order for Exception




R/W (read/write): write = 0, read = 1

I/N (instruction/not): instruction = 0, not = 1

### Exception Vector Format

Word 0	New Program Counter (High)	A0-0, A1-0
Word 1	New Program Counter (Low)	A0-0, A1-1

### Peripheral Vector Number Format



Where:

v7 is the MSB of the Vector Number

v0 is the LSB of the Vector Number

### Address Translated from 8-Bit Vector Number

